VHDL2BOOL Compiler

> Home
> Download
        • Binaries
        • Sources
        • Documentation
        • Others
> News
> About
> Contact Info.

VHDL2BOOL Compiler

VHDL language (www.vhdl.org) is a popular standard of designing and describing digital circuits. Hardware Description Language allows us to define a project of a digital scheme in a form of the program.

This site presents a project carried out of the Faculty of Computer Science of Technical University of Szczecin. Its objective is to build a compiler of VHDL language, which generates a set of Boolean equations on the basis of a VHDL source. There are certain limitations on the VHDL language, which make possible the synthesis of logic circuits. These limitations are based on three classes of language's constructions:

  • constructions supported both in VHDL standard and in VHDL source as the input of the compiler;
  • constructions supported in VHDL standard but ignored in VHDL source as the input of the compiler;
  • constructions unsupported in in VHDL source as the input of the compiler, in this case the compiler reports an error.

    The compiler is built in accordance with the specification for Synopsys FPGA Express (http://www.synopsys.com/) and all limitations is compliant with this specification.

    Previous work was sponsored by Aldec Inc. ( www.aldec.com)

    Since 10th may 2002, this compiler and all additional tools is distributed under GPL License.

    This project is an alpha version and propably could have some bugs and difficulties while compiling some VHDL sources.

  • :: site updates ::

    11/05/2002 - first site version

    30/05/2002 - Section for downloading additional tools

    17/09/2002 - last site update

      © 2002 Technical University of Szczecin - All rights reserved.